

TP65H070G4RS

650V SuperGaN® GaN FET in PQFN (source tab)

Description

The TP65H070G4RS 650V, 72mΩ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge

Related Literature



- [Recommended External Circuitry for GaN FETs](#)
- [Printed Circuit Board Layout and Probing](#)
- [Paralleling GaN FETs](#)
- [Low cost driver solution](#)

Ordering Information


| Part Number | Package | Package Configuration |
|-----------------|---------|-----------------------|
| TP65H070G4RS-TR | TOLT | Source |

* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.

TP65H070G4RS TOLT
(Top view)



Cascode Schematic Symbol



Cascode Device Structure

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic $R_{DS(on)eff}$ production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging
- Top-side cooling

Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor
- Computing



Key Specifications

| | |
|---------------------------|-----|
| V_{DSS} (V) | 650 |
| $V_{DSS(TR)}$ (V) | 800 |
| $R_{DS(on)eff}$ (mΩ) max* | 85 |
| Q_{oss} (nC) typ | 78 |
| Q_G (nC) typ | 9 |

* Dynamic on-resistance; see Figures 18 and 19

Absolute Maximum Ratings ($T_c=25\text{ }^\circ\text{C}$ unless otherwise stated.)

| Symbol | Parameter | Limit Value | Unit | |
|---------------|--|-------------|------------------|------------------|
| V_{DSS} | Drain to source voltage ($T_J = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$) | 650 | V | |
| $V_{DSS(TR)}$ | Transient drain to source voltage ^(a) | 800 | | |
| V_{GSS} | Gate to source voltage | ± 20 | | |
| P_D | Maximum power dissipation @ $T_c=25\text{ }^\circ\text{C}$ | 96 | W | |
| I_D | Continuous drain current @ $T_c=25\text{ }^\circ\text{C}$ ^(b) | 29 | A | |
| | Continuous drain current @ $T_c=100\text{ }^\circ\text{C}$ ^(b) | 18.4 | A | |
| I_{DM} | Pulsed drain current (pulse width: $10\mu\text{s}$) | 120 | A | |
| T_c | Operating temperature | Case | -55 to +150 | $^\circ\text{C}$ |
| T_J | | Junction | -55 to +150 | $^\circ\text{C}$ |
| T_s | Storage temperature | -55 to +150 | $^\circ\text{C}$ | |
| T_{SOLD} | Soldering peak temperature ^(c) | 260 | $^\circ\text{C}$ | |


Notes:

- a. In off-state, spike duration < $30\text{ }\mu\text{s}$, non-repetitive.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 sec., 1.6mm from the case

Thermal Resistance

| Symbol | Parameter | Typical | Unit |
|-----------------|---------------------|---------|--------------------|
| $R_{\theta JC}$ | Junction-to-case | 1 | $^\circ\text{C/W}$ |
| $R_{\theta JA}$ | Junction-to-ambient | 62 | $^\circ\text{C/W}$ |

Circuit Implementation



Simplified Half-bridge Schematic (See also on Figure 15)

For additional gate driver options/configurations, please see Application Note [Recommended External Circuitry for GaN FETs](#)

Layout Recommendations for hard switching Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact (using Kelvin source)
- Minimize coupling with power loop

Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus noise filter (RC_{DCL}) to reduce to voltage ringing
- Add Switching node snubber for high current operation

| Parameter | Symbol | Value |
|-------------------------------------|--|---------------------------------------|
| Single Gate Resistor ^(d) | R _G (R _{G(OFF)} only) | 45 Ω (D1/D2/R _{G(ON)} : NS) |
| Dual Gate Resistor ^(d) | R _{G(ON)} / R _{G(OFF)} | 30 Ω / 45 Ω |
| Dual Gate Resistor ^(d) | Effective R _{G(ON)} / R _{G(OFF)} | 18 Ω / 45 Ω |
| Operating frequency | F _{sw} | ≤300 kHz |
| Gate Ferrite Bead | FB | 180 – 330 Ω at 100MHz ^(d) |
| Gate-to-source Resistor | R1/R2 | 10 kΩ |
| DC Link RC Noise Filter | RC _{DCL} | 4.7nF + 5Ω |
| Switching Node RC Snubber | RC _{SN} | Not Necessary ^(e) |
| Gate Driver | Driver | Si823x/Si827x or similar |

Note:

d. For every design and layout, a range of ferrite beads (FB), R_G and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance

e. RC_{SN} (47pF + 15Ω) is needed if

- R_G is smaller than recommendations
- Layout is not optimized
- Requires high current operation

Electrical Parameter (T_J=25 °C unless otherwise stated)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------------------------------------|---|-----|------|------|------|---|
| Forward Device Characteristics | | | | | | |
| V _{(BL)DSS} | Drain-source voltage | 650 | — | — | V | V _{GS} =0V |
| V _{GS(th)} | Gate threshold voltage | 3.3 | 4 | 4.8 | V | V _{DS} =V _{GS} , I _D =0.7mA |
| R _{DS(on)eff} | Drain-source on-resistance ^(f) | — | 72 | 85 | mΩ | V _{GS} =10V, I _D =18A, T _J =25 °C |
| | | — | 148 | — | | V _{GS} =10V, I _D =18A, T _J =150 °C |
| I _{DSS} | Drain-to-source leakage current | — | 1.2 | 12 | μA | V _{DS} =650V, V _{GS} =0V, T _J =25 °C |
| | | — | 8 | — | | V _{DS} =650V, V _{GS} =0V, T _J =150 °C |
| I _{GSS} | Gate-to-source forward leakage current | — | — | 100 | nA | V _{GS} =20V |
| | Gate-to-source reverse leakage current | — | — | -100 | | V _{GS} =-20V |
| C _{ISS} | Input capacitance | — | 638 | — | pF | V _{GS} =0V, V _{DS} =400V, f=1MHz |
| C _{OSS} | Output capacitance | — | 72 | — | | |
| C _{RSS} | Reverse transfer capacitance | — | 2 | — | | |
| C _{O(er)} | Output capacitance, energy related ^(g) | — | 105 | — | pF | V _{GS} =0V, V _{DS} =0V to 400V |
| C _{O(tr)} | Output capacitance, time related ^(h) | — | 194 | — | | |
| Q _G | Total gate charge | — | 9 | — | nC | V _{DS} =400V, V _{GS} =0V to 10V, I _D =18A |
| Q _{GS} | Gate-source charge | — | 3.7 | — | | |
| Q _{GD} | Gate-drain charge | — | 2.4 | — | | |
| Q _{OSS} | Output charge | — | 80 | — | nC | V _{GS} =0V, V _{DS} =0V to 400V |
| t _{D(on)} | Turn-on delay | — | 43.4 | — | ns | V _{DS} =400V, V _{GS} =0V to 12V, I _D =18A, R _G =50Ω |
| t _R | Rise time | — | 6.2 | — | | |
| t _{D(off)} | Turn-off delay | — | 56 | — | | |
| t _F | Fall time | — | 7.2 | — | | |

Notes:

f. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

h. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters ($T_J=25^\circ\text{C}$ unless otherwise stated)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------------------------------------|--|-----|-----|-----|------|--|
| Reverse Device Characteristics | | | | | | |
| I_S | Reverse current | — | — | 18 | A | $V_{GS}=0V, T_C=100^\circ\text{C}, \leq 25\%$ duty cycle |
| V_{SD} | Reverse voltage ⁽ⁱ⁾ | — | 2.4 | — | V | $V_{GS}=0V, I_S=18A$ |
| | | — | 1.7 | — | | $V_{GS}=0V, I_S=9A$ |
| t_{RR} | Reverse recovery time | — | 80 | — | ns | $I_S=18A, V_{DD}=400V, di/dt=1000A/ms$ |
| Q_{RR} | Reverse recovery charge ^(j) | — | 0 | — | nC | |

Notes:

i. Includes dynamic $R_{DS(on)}$ effect

j. Excludes Q_{oss}

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 1. Typical Output Characteristics $T_J=25^\circ\text{C}$
Parameter: V_{GS}




Figure 2. Typical Output Characteristics $T_J=150^\circ\text{C}$
Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics
 $V_{DS}=10\text{V}$, parameter: T_J




Figure 4. Normalized On-resistance
 $I_D=18\text{A}$, $V_{GS}=10\text{V}$

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 5. Typical Capacitance
 $V_{GS}=0V, f=1MHz$




Figure 6. Typical C_{oss} Stored Energy




Figure 7. Typical Q_{oss}




Figure 8. Typical Gate Charge
 $I_{DS}=18A, V_{DS}=400V$

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating

Pulse width $\leq 10\mu\text{s}$, $V_{GS} \geq 10\text{V}$




Figure 11. Forward Characteristics of Rev. Diode

$I_S=f(V_{SD})$, parameter: T_J




Figure 12. Transient Thermal Resistance

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)




Figure 13. Safe Operating Area $T_c=25^\circ\text{C}$




Figure 14. Inductive Switching Loss $T_c=25^\circ\text{C}$
 $R_g=50\Omega$, $V_{ds}=400\text{V}$

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic $R_{DS(on)eff}$ Test Circuit




Figure 20. Dynamic $R_{DS(on)eff}$ Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:

| DO | DO NOT |
|---|--|
| Minimize circuit inductance by keeping traces short, both in the drive and power loop | Twist the pins of TO-220 or TO-247 to accommodate GDS board layout |
| Minimize lead length of TO-220 and TO-247 package when mounting to the PCB | Use long traces in drive circuit, long lead length of the devices |
| Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points | Use differential mode probe or probe ground clip with long wire |
| See Printed Circuit Board Layout and Probing | |


GaN Design Resources

The complete technical library of GaN design tools can be found at [Renesasusa.com/design](https://www.renesas.com/design):

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

8x8 PQFN Package

Mechanical



TOLT_10mm x 15mm
transphorm

SCALE 1:1 | SHEET 1/1 | Created: Apr 3, 2023 | Revised: | DRAWING NO.: ENG000581 | VER. 1