

650V Cascode GaN FET in TO-263 (source tab) Preliminary Datasheet

Description

The TP65H050G4BS 650V, 50 mΩ gallium nitride (GaN) FET is a normally-off device using Transphorm's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN™ platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


Related Literature

- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing


Ordering Information

Part Number	Package	Package Configuration
TP65H050G4BS	TO-263	Source Tab

TP65H050G4BS
TO-263
(top view)



Cascode Schematic Symbol



Cascode Device Structure

Features

- GaN technology for automotive applications
- Dynamic $R_{DS(on)eff}$ production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications

V_{DS} (V) min	650
$V_{(TR)DSS}$ (V) max	800
$R_{DS(on)eff}$ ($m\Omega$) max*	60
Q_{RR} (nC) typ	112
Q_G (nC) typ	16

* Dynamic on-resistance; see Figures 17 and 18

TP65H050G4BS (Preliminary)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)	650	V
$V_{(TR)DSS}$	Transient drain to source voltage ^a	800	
V_{GSS}	Gate to source voltage	± 20	
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$	119	W
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$ ^b	34	A
	Continuous drain current @ $T_c=100^\circ\text{C}$ ^b	22	A
I_{DM}	Pulsed drain current (pulse width: 10μs)	150	A
T_c	Operating temperature	Case	${}^\circ\text{C}$
T_J		Junction	${}^\circ\text{C}$
T_s	Storage temperature	-55 to +150	${}^\circ\text{C}$
T_{SOLD}	Soldering peak temperature ^c	260	${}^\circ\text{C}$

Notes:

- a. In off-state, spike duty cycle $D < 0.01$, spike duration $< 30\mu\text{s}$, non repetitive
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 sec., 1.6mm from the case

Thermal Resistance


Symbol	Parameter	Max	Unit
$R_{\theta JC}$	Junction-to-case	1.05	${}^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient ^d	40	${}^\circ\text{C/W}$

Notes:

- a. Device on PCB, minimal footprint

TP65H050G4BS (Preliminary)

Circuit Implementation



Layout Recommendations: (See also [AN0009](#))

Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Simplified Half-bridge Schematic (See also on Figure 13)

Recommended gate drive: (0V, 12V) with $R_G = 45\Omega$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC_{DCL}) ^a	Recommended Switching Node RC Snubber (RC_{SN}) ^{b, c}
240 – 300Ω at 100MHz	$[4.7nF + 5\Omega] \times 2$	Not necessary ^b

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. RC_{SN} is needed only if R_G is smaller than recommendations

TP65H050G4BS (Preliminary)

Electrical Parameters ($T_J=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
$V_{(\text{BL})\text{DSS}}$	Drain-source voltage	650	—	—	V	$V_{\text{GS}}=0\text{V}$
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	3.3	4	4.8	V	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=0.7\text{mA}$
$R_{\text{DS}(\text{on})\text{eff}}$	Drain-source on-resistance ^a	—	50	60	$\text{m}\Omega$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=22\text{A}$
		—	105	—		$V_{\text{GS}}=10\text{V}, I_{\text{D}}=22\text{A}, T_J=150^\circ\text{C}$
I_{DSS}	Drain-to-source leakage current	—	4	40	μA	$V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}$
		—	15	—		$V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}, T_J=150^\circ\text{C}$
I_{GSS}	Gate-to-source forward leakage current	—	—	100	nA	$V_{\text{GS}}=20\text{V}$
		—	—	-100		$V_{\text{GS}}=-20\text{V}$
C_{ISS}	Input capacitance	—	1000	—	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=400\text{V}, f=1\text{MHz}$
C_{OSS}	Output capacitance	—	110	—		
C_{RSS}	Reverse transfer capacitance	—	6	—		
$C_{\text{O(er)}}$	Output capacitance, energy related ^b	—	164	—	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V to } 400\text{V}$
$C_{\text{O(tr)}}$	Output capacitance, time related ^c	—	280	—		
Q_{G}	Total gate charge	—	16	24	nC	$V_{\text{DS}}=400\text{V}, V_{\text{GS}}=0\text{V to } 10\text{V}, I_{\text{D}}=22\text{A}$
Q_{GS}	Gate-source charge	—	6	—		
Q_{GD}	Gate-drain charge	—	5	—		
Q_{OSS}	Output charge	—	112	—	nC	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\text{V to } 400\text{V}$
$t_{\text{D(on)}}$	Turn-on delay	—	TBD	—	ns	$V_{\text{DS}}=480\text{V}, V_{\text{GS}}=0\text{V to } 10\text{V}, I_{\text{D}}=22\text{A}$
t_{R}	Rise time	—	TBD	—		
$t_{\text{D(off)}}$	Turn-off delay	—	TBD	—		
t_{F}	Fall time	—	TBD	—		

Notes:

- a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions
- b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V
- c. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

TP65H050G4BS (Preliminary)

Electrical Parameters ($T_j=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
I_s	Reverse current	—	—	22	A	$V_{GS}=0\text{V}$, $T_c=100^\circ\text{C}$, $\leq 25\%$ duty cycle
V_{SD}	Reverse voltage ^a	—	2.2	2.6	V	$V_{GS}=0\text{V}$, $I_s=22\text{A}$
		—	1.6	1.9		$V_{GS}=0\text{V}$, $I_s=11\text{A}$
t_{RR}	Reverse recovery time	—	50	—	ns	$I_s=22\text{A}$, $V_{DD}=400\text{V}$
Q_{RR}	Reverse recovery charge	—	112	—	nC	
$(di/dt)_{RM}$	Reverse diode di/dt , transient ^b	—	—	2500	A/ μs	

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Reverse conduction di/dt will not exceed this max value with recommended R_G

TP65H050G4BS (Preliminary)

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit
(see Circuit Implementation on page 3
for methods to ensure clean switching)




Figure 14. Switching Time Waveform




Figure 15. Diode Characteristics Test Circuit




Figure 16. Diode Recovery Waveform




Figure 17. Dynamic $R_{DS(on)eff}$ Test Circuit




Figure 18. Dynamic $R_{DS(on)eff}$ Waveform

TP65H050G4BS (Preliminary)

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003 : Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:


- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

TP65H050G4BS (Preliminary)

Mechanical

3 Lead SMD TO-263 Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source



TP65H050G4BS (Preliminary)

Revision History

Version	Date	Change(s)
0	10/16/2020	Create preliminary datasheet